

COLLEGE OF ENGINEERING & TECHNOLOGY

(AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade - 3.32 CGPA Recognized under 2(f) & 12(B) of UGC Act 1956. Approved by ACTE, New Delhi, Permanent Afrillation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pragesh)

DEPARTMENT OF INFORMATION TECHNOLOGY TEACHING PLAN

| | ourse Code | Course Title | Semester | Branch | Contact Periods /Week | Academic Year | Date of commencement |
|-----|-----------------|--|----------------|---------------|-----------------------------|------------------|----------------------|
| 231 | r3T01 | Digital logic &computer organization | 111 | CSE & BS | 6 | 2024-2025 | 30-07-2024 |
| CO | URSE O | UTCOMES | | | | γ | |
| 1 | | tanding of digital log | | | | n fundamenţal | s (K2) |
| 2 | Recogn | ize Digital circuits a | nd structure o | of computers | (K1) | | |
| 3 | Apply t | he knowledge on co | mputer arithm | netic (K3) | | • | |
| 4 | Catego | rize memory hierarch | hy concepts (I | ζ4) | | | |
| 5 | Explair (K2) | input/output system | s and their in | teraction wit | th the CPU,n | nemory and pe | ripheral devices |

| UNIT | Out Comes / Bloom's Level | Topics No. | Topics/ Activit y | Text Book/ Reference | Contac tHour | Delivery Method |
|------|---------------------------------|---------------|--|----------------------------|-----------------|---------------------|
| | | 1.1 | Binary number | T1 | 1 | |
| | | 1.2 | Fixed point representation Floating point representation | TI | 1 | Chalk & Board |
| | | 1.3 | Number base conversions | Т1 | 1 | Power point |
| I | CO - 1 | 1.4 | Octal and hexadecimal number | T1,R1 | 1 | presentations |
| | | 1.5 | Components | T1 | 1 | Video |
| | | 1.6 | Signed binary number | Tl | 11 | Lecture |
| | | 1.7 | Binary codes | T1,R1 | 11 | Assignmen |
| | - | 1.8 | Basics logic Functions, logic gates | T1,R1 | 1 | Test |



COLLEGE OF ENGINEERING & TECHNOLOGY

(AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

| | | 1.9 | Universal logic gates | T1 | 1 | |
|-------------|---------------|------|--|-------|----|----------------------|
| | | 1.10 | Minimization of logic expressions | T1 | 1 | |
| | Ī | 1.11 | K-MAP simplification | T1 | 1 | |
| | | 1.12 | Combination circuits | T1 | 1 | |
| | | 1.13 | Decoder | T1 | 1 | |
| | | 1.14 | Multiplexer | T1 | 1 | |
| Content bey | ond syllabus | 1.15 | Data representation, digital logic circuits-I | R1 | 1 | |
| | | | | Total | 15 | |
| | | 2.1 | Sequential circuits | T1,T2 | 1 | |
| | | 2.2 | Flip- flops | T1,T2 | 1 | |
| | | 2.3 | Binary counter | T1,T2 | 1 | |
| | | 2.4 | Registers | T1,T2 | 1 | Chalk |
| | | 2.5 | shift registers | T1,T2 | 1 | & Board |
| | | 2.6 | Computer types | T1,T2 | 1 | |
| II | CO - 2 | 2.7 | Functional units | T1,T2 | 1 | Power point |
| | | 2.8 | Basics operational concepts | T1,T2 | 1 | presentations |
| | | 2.9 | Bus structures | T1 | 1 | E-Content through |
| | | 2.10 | Software | T1 | 1 | NPTEL Assignment |
| | | 2.11 | performance | T1 | 1 | Test |
| | | 2.12 | Multiprocessors and multi computers | T1,T3 | 1 | Test |
| | | 2.13 | Computer generations | T1 | 1 | |
| | | 2.14 | Von Neumann architecture | T1 | 1 | |
| Content be | yond syllabus | 2.15 | Structure of computers | Tl | 1 | |
| | | | | Total | 15 | |



COLLEGE OF ENGINEERING & TECHNOLOGY

(AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3 32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pragesh)

| | | 3.1 | Computer arithmetic | T1,R1 | 1 | |
|------------|---------------|------|--|-------|-----|---------------------------|
| | | 3.2 | Addition and subtraction of | T1,R1 | 1 | |
| | | 3.3 | bigital of fast adders | T1,R1 | 1 | |
| | | 3.4 | Multiplication of positive | T1,R1 | 1 | |
| | | 3.5 | number Signed operand | T1,R1 | 1 | |
| | | 3.6 | multiplication Fast multiplication | T1,R1 | 1 | CL II |
| 111 | CO-3 | 3.7 | Integer division | T1,R1 | 1 | Chalk & |
| | 60-5 | 3.8 | Floating point number and | T1,R1 | 1 | Board |
| | | 3.9 | operations Fundamental concepts of processor | T1,R1 | 1 | Power point presentations |
| | | 3.10 | Execution of a complete instruction | T1,R1 | 1 | Assignment |
| | | 3.11 | Multiple bus organization | T1,R1 | 1 | Test |
| | | 3.12 | Hard wired control | T1,R1 | 1 | |
| | | 3.13 | Multi programmed control | T1,R1 | 1 | |
| Content be | yond syllabus | 3.14 | Computer arithmetic | R1 | 1 | |
| | | | | Total | 14 | |
| | | 4.1 | Introduction Memory organization | T1,T2 | 1 ` | |
| | | 4.2 | Basic concepts of memory | T1,T2 | 1 * | 1 |
| | | 4.3 | Semiconductor RAM memories | T1,T2 | 1 | Chalk & |
| | | 4.4 | Read only memories | T1,T2 | 1 | Board |
| | | 4.5 | speed | T1,T2 | 1 ' | |
| IV | CO-4 | 4.6 | Size and cost | T1,T3 | 1 ' | Power point |
| 1, | 00-4 | 4.7 | Cache memories | T1,T3 | 1 | presentations |
| | | 4.8 | Performance consideration | T1 | 1 | Assignment |
| | | 4.9 | Virtual memories | T1 | 1 ' | _ |
| | | 4.10 | Memory management requirements | T1 | 1 ' | Test |
| | | 4.11 | | T1 | 1 | |



SWARNANDHRA COLLEGE OF ENGINEERING & TECHNOLOGY

(AUTONOMOUS)
Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3 32 CGPA Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G. DT., Narsapur-534280, (Andhra Pragesh)

| Content be | eyond syllabus | 4.12 | Memory organization | T1 | 1 | |
|------------|-----------------------------|----------|---|------------------------------|---------------------------------------|------------------------------|
| | | | | Total | 12 | |
| | | 5.1 | Accessing i/o devices | T1,R1 | 1 | Chalk |
| | 1 | 5.2 | Interrupts | T1,R1 | 1 | & |
| V | CO 5 | 5.3 | Processor examples | T1,R1 | 1 | Board |
| Y | CO-5 | 5.4 | Indirect memory acess | T1,R3 | 1 | Power point presentations |
| | | 5.5 | Buses | T1,R2 | 1 | Assignment |
| | | 5.6 | interface | T1,R1 | 1 | Test |
| | | 5.7 | Standard i/o interfaces | T1,R1 | 1 | |
| Content b | eyond syllabus | 5.8 | Input/output organization | R4 | 1 | |
| | | | | Total | 8 1 | |
| | | (| CUMULATIVE PROPOSED | PERIODS | 64 | |
| Text Book | s: | - | | • | | |
| S.No. | | - C. | TITLE, EDITION, PUBLISHE | | | |
| 1 | Computer org Mc Graw Hil | | tion, CAR1 HAMACHER,Zvoi | nko Vranesic,s | sadwat Z | Zaky,6 TH edition |
| 2 | | | edition, M.morris Mano, pearson | n Education. | | |
| 3 | Computer or | ganizat | ion and architecture, willoiam s | stalling, 11 TH e | dition ,p | earson |
| Reference | Books: | | | | - | |
| S.No. | AUTHORS, | воок | TITLE, EDITION, PUBLISHE | R, YEAR OF | PUBLIC | CATION |
| 1 | William stall | lings,co | emputer organization and archit | tecture, ninth e | edition p | pearson/PH- 201 |
| 2 | Andrew tane | nbaum | structured computer organizati | ion 6 TH edition | n PHI/p | earson-2021 |
| Web Detai | ils: | | | | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | |
| 1 | https://www | .javatpc | oint.com/daa-tutorial | | | |
| 2 | | | in/notes/17784-note-for-digital parik?reading=true | l-and-logic-of- | compute | er orgaization - |
| | | | | | matia liv | odev htm |
| 3 | https://www. | tutoria. | Ispoint.com/digital logic and co | omputer aritin | Hette / | idex.nun |



COLLEGE OF ENGINEERING & TECHNOLOGY

(AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA Recognized under 2(f) & 12(B) of VGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, (Kakınada Seetharampuram, W.G. DT., Narsapur-534280, (Andhra Pragesh)

| | | Name | Signature with Date |
|-----|-----------------------|--------------------------|---------------------|
| i. | Faculty | Mr. Ch Praveen | ch Maree |
| ii. | Module Coordinator | Mr. Ch Rama Krishna Raju | dot |
| ii. | Programme Coordinator | Dr. RVVSV Prasad | Rusianos |