

### **SWARNANDHRA**

**COLLEGE OF ENGINEERING & TECHNOLOGY** 

(AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

#### DEPARTMENT OF ARTIFICIAL INTELLIGENCE AND DATA SCIENCE

#### TEACHING PLAN

Cou	rse Ti	arse tle	Semester	Branches	Contact Periods/ Week	Academ	ic Year	Date of Commence ment of Semester
23AM4		puter ization	IV	AI&DS	5	2024-2	2025	16-12-2024
S.NO				COURSE OU	TCOMES			
			77.0		100111115			
	Identify set of d		10Th 2500 8	80				
CO2	Demonstrate fu	nctional o	components an	d micro operation	ons in a basic co	mputer sys	stem.(K3)	)
CO3	Demonstrate va	rious inst	ructions and a	rithmetic operat	ions.(K3)			
				ponents on centr		nit and var	ious conti	rol units (k2)
CO5	Determine diffe	erent men	nory compone	nts in a compute	r for better mem	ory organ	ization.(K	.3)
CO6	Explain differen	nt ways o	f communicati	ion with I/O dev	ices and standar	d I/O inter	face.(K2)	
Unit	Out Comes / Bloom's Level	Topic No.	Topics/Activity		Text Book / Refere nce	Contact Hour		
			UNIT-I:	Basic Structure	of Computers		•	
-		1.1.1	Computer Ty	rpe		T1	1	Chalk ,talk
	CO1:	1.1.2	Functional u	nits		T1	1	Chalk ,talk
	Principles and the	1.1.3		ional concepts		T1	1	Chalk ,talk
	Implementati		Bus structure			T2	1	Web Resources
	on of	1.2.1	Register Tra	nsfer Language,		T2	1	Video
	Computer	1.2.2	Register Tra			T1	1	Chalk, talk,
I	Arithmetic	1.2.3		nory Transfers		T1	1	Chalk, talk, PP
	(K2)	1.2.4	Arithmetic N	Aicro operations		T1	1	Chalk ,talk
		1.2.5	Logic Micro			T1	1	PPT
		1.2.6	Shift Unit.	operations, Arith		T1	1	Chalk, talk,PP
	Content beyond Syllabus	1.2.7	Multiplexers discussed.	and Decoder co	onnections to be	T1	1	PPT
						Tota	11	
		U		Computer Org				Tas is a second second
		2.1.1	Instruction (	Codes, Computer	r Register	T2	1	Chalk ,talk
		2.1.2		structions, Instr		T2	1	Web Resource
		2.1.3		Reference Instruc		T2	1	Chalk, talk
		2.1.4	Input -Ou	tput and Inte	errupt, Comple	te T2	1	Chalk, talk

### **SWARNANDHRA**

COLLEGE OF ENGINEERING & TECHNOLOGY
(AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by
NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956,
Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada
Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

		-		al francisco		23.17
	CO2: Operation		Computer Description			
	of CPUs	2.2.1	Addition and Subtraction of Signed Numbers	T2	1	Chalk ,talk
п	including RTL, ALU,	2.2.2	Design of Fast Adders, Multiplication of Positive Numbers,	T2	1	Web Resource
	Instruction Cycle, and Busses.	2.2.3	Signed-operand Multiplication, Fast Multiplication	T3	1	Chalk ,talk
	(K2)	2.2.4	Integer Division, Floating-Point Numbers and Operations	Т3	1	Chalk ,talk, pr
	Content beyond Syllabus	2.2.5	Half Adder and Full Adder circuit connections with truth table	Т1	1	Chalk ,talk
				Total	9	
		+	<b>UNIT-III: Central Processing Unit</b>			
		3.1.1	General Register Organization	T1	1	Chalk ,talk
		3.1.2	STACK Organization	T1	1	Chalk ,talk
	CO3:	3.1.3	Instruction Formats	T1	1	PPT
	Functional ity of central	3.1.4	Addressing Modes, Data Transfer and Manipulation	T1	1	Chalk ,talk
Ш	processing unit and	3.1.5	Execution of a Complete Instruction, Multiple-Bus Organization,	T1	1	PPT
	control units (K4)	3.2.1	Control Memory	T3	1	Chalk ,talk
		3.2.2	Address Sequencing	T1	1	Chalk ,talk
		3.2.3	Micro Program example	T1	1	PPT
		3.2.4	Hardwired Control and Micro Programmed Control.	Т3	1	NPTEL video
	Content beyond Syllabus	3.2.5	Different memory equipment's on motherboard compared and discussed.	Т3	1	Chalk ,talk
				Total	10	
			UNIT-IV: The Memory Organization			
		4.1.1	Memory Hierarchy	T1	1	PPT
		4.1.2	Main memory	T1	1	Web Resources
	CO4: Memory	4.1.3	Auxiliary memory	T1	1	PPT
IV	System and I/O	4.1.4	Associate Memory	T1	2	Chalk ,talk
	Organiza tion (K2)	4.1.5	Cache Memory	Т1	1	Web Resources
	tion (IXE)	4.1.6	Virtual memory	T1	2	Web Resources
		4.1.7	Memory Management Requirements	T2	1	Chalk ,talk



## **SWARNANDHRA**

**COLLEGE OF ENGINEERING & TECHNOLOGY** 

(AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

		4.1.8	Secondary Storage	T2	1	Web Resources
	Content beyond Syllabus	4.1.9	Explore all secondary storage devices	Т1	1	Chalk ,talk, ppt
	jojnacao			Total	11	
			UNIT-V: Input / Output Organization	-10-21		
		5.1	Accessing I/O Devices	Т1	2	Web Resources
	CO5:	5.2	Interrupts	T1	1	Web Resources
	Memory System	5.3	Processor Examples	T1	2	Chalk ,talk, ppt
V	and I/O Organizat	5.4	modes of transfers	T1	1	Chalk ,talk, ppt
	ion (K2)	5.5	Direct Memory Access	Т2	2	Chalk ,talk
		5.6	Buses, Interface Circuits	Т2	2	Web Resources
		5.7	Standard I/O Interfaces	Т1	2	Web Resources
	Content beyond Syllabus	5.8	Input and output interfaces on computer compared and discussed	Т1	1	Web Resources
				Total	13	
			CUMULATIVE PROPOSED PI	ERIODS	54	

Text Bo	
S.No.	AUTHORS, BOOK TITLE, EDITION, PUBLISHER, YEAR OF PUBLICATION
1	Pynabananda Chskraborty, Computer Organization & Architecture, 1st Edition, Chapman and Hallkro, 2020.
2	M. M. Mano, Computer System Architecture, 3rd ed., Prentice Hall of India, New Delhi, 2019.
3	Carl Hamacher, ZvonkoVranesic, SafwatZaky, Computer Organization, 5/e, McGraw Hill,2002.
Referen	ce Books:
S.No.	AUTHORS, BOOK TITLE, EDITION, PUBLISHER, YEAR OF PUBLICATION
1	William Stallings, Computer Organization and Architecture,6th Edition, Pearson,2006.
2	Andrew S. Tanenbaum, Structured Computer Organization, 4th Edition, Pearson, 2005.
3	Sivarama P. Dandamudi, Fundamentals of Computer Organization and Design, Springer, 2006.
Web De	etails
1	https://nptel.ac.in/courses/106/105/106105163/
2	http://www.cuc.ucc.ie/CS1101/David%20Tarnoff.pdf
3	https://www.geeksforgeeks.org/computer-organization-and-architecture-tutorials/
4	https://www.javatpoint.com/computer-architecture-vs-computer-organization
5	https://www.tutorialspoint.com/computer-system-organisation
6	https://study.madeeasy.in/subjects/what-is-computer-organization-and-architecture/
7	https://www.nesoacademy.org/cs/09-computer-organization-and-architecture
6	https://study.madeeasy.in/subjects/what-is-computer-organization-and-architecture/



# SWARNANDHRA COLLEGE OF ENGINEERING & TECHNOLOGY

(AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

8	https://sriindu.ac.in/wp-content/uploads/2023/02/R20CSE2102-Computer-Organization-Architecture
9	http://williamstallings.com/ComputerOrganization
10	https://nptel.ac.in/courses/117105078

	Name	Signature with Date
i. Faculty	Mr. K. satyanarayana	8
i. Course Coordinator	Dr. G. Sudhakar	20y_
i. Module Coordinator	Mr. K.Jai Prakash	Vantos
/. Programme Coordin	ator Dr.B.Rama krishna	Que

Principal