

COLLEGE OF ENGINEERING & TECHNOLOGY
(AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

TEACHING PLAN

Course Code	Course Course Title		Course Title Semester Branches		Contact Periods/ Week	Academic Year	Date of commencement of Semester	
23EC6T01 VLSI DESIGN			VI ECE 5		2025-2026	10-12-2025		
After con	E OUTCOMES	ourse s						
1	Demonstrate the					(K3)		
2	Design basic building blocks in Analog IC design (K4)							
3	Construct the various CMOS logic circuits for Combinational and Sequential logic circuits (K3)							
4	Analyze the beh	navior o	of static and	dynamic logic	circuits(K4)			
UNIT	Out Comes / Bloom's Level	1 DDICS/ACU		vity	Text Book / Reference	Contact Hour	Delivery Method	
I	CO 1: Demonstrate the CMOS fabrication flow and technology scaling (K3)	1.1 1.2 1.3 1.4 1.5	Design Flo Fabricatio CMOS Ids versus MOS trans MOS trans Conductas nMOS Inv Ratio for sanother nother noth	Vds Relations sistor Threshol sistor Trans, O nce and Figure verter, Pull-up nMOS inverter MOS inverter transistors re forms of pull	DS, pMOS and hips, Aspects of d Voltage utput of Merit to Pull-down driven by through one or	T1,R1 T1,R1 S T1,R1	2 5 1 2 2	Chalk & Talk, PPT Tutorial, Active Learning & Case Study
		1.7	Latch-up	in CMOS circu		T1,R1	1	
		1.8	Comparis	on between CN	AOS and Bi-	T1,R1	1	



COLLEGE OF ENGINEERING & TECHNOLOGY

(AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

IV		CIRC				
		4.2 Complementary CMOS, Rationed Logic		T1, T3.R1,R2	1	¥
		4.3	Pass-Transistor Logic, design of Half adder	T1, T3.R1,R2	2	Chalk & Talk, PPT
		4.4	full adder	T1, T3.R1,R2	2	
	CO3:	4.5	Multiplexer, decoder.	T1, T3.R1,R2	1	Tutorial
	Construct the various CMOS	4.6	Chip level Test Techniques.	T1, T3.R1,R2	1	
	logic circuits	Dynamic CMOS Design:				
	for Combinational and Sequential		Dynamic Logic-Basic Principles, Speed and Power Dissipation of Dynamic Logic	T3.R1,R2	1	
	logic circuits (K3)		Issues in Dynamic Design, Cascading Dynamic Gates	T3.R1,R2	1	Chalk &
			Design examples of sequential circuits: Cross coupled NAND and NOR flip flops	T3.R1,R2	2	Talk, PPT Tutorial
		-	D flip flop, SR FF	T3.R1,R2	2	
			JK flip flop, SR Master Slave flip flop	T3.R1,R2	2	
				Total	15	
			UNIT - 5: FPGA D	ESIGN		
	CO4: Analyze the behavior of	5.1	FPGA design flow	T3.R1,R2	1	
v		5.2	Basic FPG Architecture, FPGA Technologies,	T1,T3,R1	1	Chalk &
		5.3	Introduction to FPGA Families.	T3,R1,R2	1	Talk,
	static and dynamic logic	TATE ODICTION TO ADVANCED TECHNOLOGIES:				PPT
	circuits(K4)	5.5	Giga-scale dilemma, Short channel effects	T3.R1,R2	1	Tutorial, Active Learning &
		5.6	High-k, Metal Gate Technology	T3.R1,R2	1	Case Stud
		5.7	Fin FET, TFET	T3,R1,R2	2	
Content beyond the syllabus CPLD Architecture				1		
				Total	8	
			CUMULATIVE PROPOSED	PERIODS	60	



COLLEGE OF ENGINEERING & TECHNOLOGY

(AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

			CMOS technology					
		1.9	MOS Layers, Stick Diagrams	T1,R1,R2	2			
		1.1 0	Design Rules and Layout	T1,R1,R2	2			
		1.1	Layout Diagrams for MOS circuits	T1,R1,R2	2			
				Total	20			
		UNIT – 2: BASIC CIRCUIT CONCEPTS						
II	CO1: Demonstrate the CMOS fabrication flow and technology scaling (K3)	2.1	Sheet Resistance, Sheet Resistance concept applied to MOS transistors and Inverters	T1,R1,R2	2			
		2.2	Area Capacitance of Layers, Standard unit of capacitance, some area Capacitance Calculations,	T1,R1,R2	1			
		2.3	The Delay Unit, Inverter Delays	T1,R1,R2	1	Chalk & Talk,		
		2.4	driving large capacitive loads, Propagation Delays,	T1,R1,R2	1	PPT Tutorial,		
		2.5	Wiring Capacitances, Choice of layers.	T1,R1,R2	1	Active Learning & Case Study		
			SCALING OF MOS CIRCUITS					
			Scaling models and scaling factors	T1,R1,R2	1			
			Scaling factors for device parameters	T1,R1,R2	1			
			Limitations of scaling, Limits due to subthreshold currents	T1,R1,R2	1			
			Limits on logic levels and supply voltage due to noise and current density.	T1,R1,R2	1			
				Total	10			
	CO2: Design basic building blocks in Analog IC design (K4)	UN	TIT - 3: BASIC BUILDING BLOCKS OF	FANALOG I	C DES	SIGN		
		3.1	Regions of operation of MOSFET, Modeling of transistor	T2,R2	1			
		3.2	body bias effect, biasing styles	T2,R2	1			
III		3.3	single stage amplifier with resistive load	T2,R2	1	Chalk &		
		3.4	single stage amplifier with diode connected load,	T2,R2	1	Talk, PPT		
		3.5	Common Source amplifier, Common Drain amplifier	T2,R2	2	Tutorial		
		3.6	Common Gate amplifier, current sources and sinks	T2,R2	2			
				Total	8			



COLLEGE OF ENGINEERING & TECHNOLOGY

(AUTONOMOUS)
Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

Text Boo	ks:					
S.No.	AUTHORS, BOOK TITLE, EDITION, PUBLISHER, YEAR OF PUBLICATION					
1.	Kamran Eshraghian, Douglas and A. Pucknell And Sholeh Eshraghian "Essentials of VLSI Circuits and Systems"-, Prentice-Hall of India Private Limited, 2005 Edition.					
2.	Behzad Razavi, Mc GrawHill "Design of Analog CMOS Integrated Circuits", 2003					
3.	Jan M. Rabaey, Anantha Chandrakasan and Borivoje Nikolic "Digital Integrated Circuits", 2nd edition, 2016.					
Referenc	e Books:					
S.No.	AUTHORS, BOOK TITLE, EDITION, PUBLISHER, YEAR OF PUBLICATION					
1.	John P. Uyemura, John Wiley & Sons, "Introduction to VLSI Circuits and Systems", reprint2009					
2.	Vinod Kumar Khanna, "Integrated Nano electronics: Nano scale CMOS, Post-CMOS and Allied Nanotechnologies", Springer India, 1st edition, 2016.					
3.	Colinge JP, Editor New York,"Fin FETs and other multi-gate transistors", Springer, 2008.					
Web Deta	ails					
1.	https://www.vlsisystemdesign.com > basic courses					
2.	https://www.udemy.com > topic > vlsi					
3.	https://nptel.ac.in/courses/117101058/					

		Name	Signature with Date
i.	Faculty I(for common Course)	Mrs. M.Radha Rani	Radis
ii.	Faculty II	Mr. M.Murali	Rade
iii.	Faculty III	Mrs.V.L.Priyanka	V. L. penjar
iv.	Course Coordinator	Mrs. M.Radha Rani	nady
v.	Module Coordinator	Dr.B.V.Ramana	10
vi.	Programme Coordinator	Dr.B.S.Rao	Ruland



Dr. S. Stilles Kumare of Swarnandhra College of Engineering & Technology SEETHARAMAPURAM --- APIJR - 534 280 14